

09-11-00

4

Please type a plus sign (+) inside this box → ☐Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

| | | |
|---|--|--|
| UTILITY PATENT APPLICATION TRANSMITTAL (Only for new nonprovisional applications under 37 C.F.R. § 1.53(b)) | Attorney Docket No. | Pelco-7/APP |
| | First Inventor or Application Identifier | Glenn C. WAHNER |
| | Title | REMOTE DIGITAL SLOW SHUTTER VIDEO PROCESSING |
| | Express Mail Label No. | EL632363674US |

| | |
|--|---|
| APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents. | ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231 |
| 1. <input checked="" type="checkbox"/> * Fee Transmittal Form (with fees) (Submit an original and a duplicate for fee processing) | 5. <input type="checkbox"/> Microfiche Computer Program (Appendix) |
| 2. <input checked="" type="checkbox"/> Specification [Total Pages 42] (preferred arrangement set forth below) <ul style="list-style-type: none">- Descriptive title of the Invention- Cross References to Related Applications- Statement Regarding Fed sponsored R & D- Reference to Microfiche Appendix- Background of the Invention- Brief Summary of the Invention- Brief Description of the Drawings (if filed)- Detailed Description- Claim(s)- Abstract of the Disclosure | 6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) <ul style="list-style-type: none">a. <input type="checkbox"/> Computer Readable Copyb. <input type="checkbox"/> Paper Copy (identical to computer copy)c. <input type="checkbox"/> Statement verifying identity of above copies |
| 3. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) [Total Sheets 12] | ACCOMPANYING APPLICATION PARTS |
| 4. Oath or Declaration w/Power [Total Pages 3] <ul style="list-style-type: none">a. <input checked="" type="checkbox"/> Newly executed (original or copy)b. <input type="checkbox"/> Copy from a prior application (37 C.F.R. § 1.63(d)) (for continuation/divisional with Box 16 completed)<ul style="list-style-type: none">i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b). | 7. <input checked="" type="checkbox"/> Assignment Papers (cover sheet & document(s)) |
| * NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28). | 8. <input type="checkbox"/> 37 C.F.R. § 3.73(b) Statement <input type="checkbox"/> Power of Attorney (when there is an assignee) |
| | 9. <input type="checkbox"/> English Translation Document (if applicable) |
| | 10. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations |
| | 11. <input type="checkbox"/> Preliminary Amendment |
| | 12. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) (Should be specifically itemized) |
| | 13. <input type="checkbox"/> * Small Entity Statement(s) <input type="checkbox"/> Statement filed in prior application, Status still proper and desired (PTO/SB/09-12) |
| | 14. <input type="checkbox"/> Certified Copy of Priority Document(s) (if foreign priority is claimed) |
| | 15. <input type="checkbox"/> Other: _____ |

| | |
|---|-------------------------------------|
| 16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment | |
| <input checked="" type="checkbox"/> Continuation <input type="checkbox"/> Divisional <input type="checkbox"/> Continuation-in-part (CIP) | of prior application No. 60/153,438 |
| Prior application information: Examiner n/a | Group / Art Unit n/a |
| For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts. | |

| | | | | |
|---|-----------|--|--|--|
| 17. CORRESPONDENCE ADDRESS | | | | |
| <input checked="" type="checkbox"/> Customer Number or Bar Code Label | 007265 | or <input type="checkbox"/> Correspondence address below | | |
| (Insert Customer No. or Attach bar code label here) | | | | |
| Name | | | | |
| Address | | | | |
| City | State | Zip Code | | |
| Country | Telephone | Fax | | |

| | | | |
|-------------------|--------------------------|-----------------------------------|---------------|
| Name (Print/Type) | Peter L. Michaels | Registration No. (Attorney/Agent) | 30,090 |
| Signature | <i>Peter L. Michaels</i> | Date | Sept. 8, 2000 |

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.
(PELCO7TRANS/3 : ca)

MICHAELSON & WALLACE

A Partnership of Intellectual Property and Technology Lawyers

Peter L. Michaelson
NJ, NY, PA, AK Bars

Robert M. Wallace
NY, CA Bars

Christopher R. Balzan
CA Bar

Eric J. Agaard
CA Bar

Arien C. T. Ferrell
CA Bar

Jeremiah G. Murray
Patent Agent

Of Counsel:

John T. Peoples

NJ Bar

Ronald L. Drumheller

NY Bar

Edward M. Fink

NJ, NY, D.C. Bars

Doc. No. Pelco-7/APP

September 8, 2000

PATENT APPLICATION

Assistant Commissioner of Patents
Box **Patent Application**
Washington, D. C. 20231

Sir:

FEE TRANSMITTAL FORM

Enclosed herewith for filing is the following
utility patent application:

Applicant: **Glenn C. WAEHNER**

Title of application: **REMOTE DIGITAL SLOW SHUTTER VIDEO
PROCESSING**

Pages of specification: **42** (including **10** pps. of claims
[1-56] and **1** page of abstract)

Sheets of drawing: **12** (FIGs. 1-11)

Executed on: **September 8, 2000**

PATENT APPLICATION FILING FEE CALCULATION

| | <u>No. Filed</u> | <u>Less</u> | <u>Rate/Claim</u> | <u>Fee</u> |
|-------------|------------------|-------------|--|--------------------|
| Total | | | | |
| Claims | 56 | -20 | 36 x \$18.00 | \$ 648.00 |
| Independent | | | | |
| Claims | 5 | -3 | 2 x \$78.00 | \$ 156.00 |
| | | | Minimum Filing Fee | \$ 690.00 |
| | | | Multiple Dependency Fee (if applicable - \$260.00) | \$ 00.00 |
| | | | 50% Reduction for Small Entity (Independent Inventor, Non-profit Corporation, or Small Business Concern) - appropriate verified statement attached | \$- 00.00 |
| | | | TOTAL FILING FEE | \$ 1,494.00 |
| | | | ASSIGNMENT RECORDATION | \$ 40.00 |
| | | | TOTAL FILING FEES | \$ 1,534.00 |

Internet Address:
mail@mandw.com

Web Site:
http://www.mandw.com

Please reply:

- ☒ Parkway 109 Office Ctr.
328 Newman Springs Rd.
P. O. Box 8489
Red Bank, NJ 07701
Tel: 732-530-6671
Fax: 732-530-6584 or
732-530-6585
Videoconference:
732-224-0132 (ISDN)

- ☐ 1001 Partridge Drive
Suite 330
Ventura, CA 93003
Tel: 805-644-4035
Fax: 805-644-8046


Kindly charge the entire of \$1,534.00, or additional filing fee, as appropriate, to deposit account number 13-3083. To facilitate that charge, a duplicate copy of this letter is enclosed herewith.

Also enclosed herewith for filing in connection with the enclosed application are:

- XX Postcard Receipt;
- ~~XX~~ Check;
- XX Utility Patent Application Transmittal;
- XX Declaration and Power of Attorney with claim to priority (3 pages);
- XX A Recordation Form Cover Sheet and an Assignment of the application to: Pelco Incorporated (4 pps.).

Respectfully submitted,

MICHAELSON & WALLACE



Peter L. Michaelson, Attorney

Reg. No. 30,090


Customer No. 007265

EXPRESS MAIL CERTIFICATION

"Express Mail" mailing label number: EL632363674US

Date of deposit: September 8, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, **Box Patent Application**, Washington, D.C. 20231



Signature of person making certification

Cornelia ARENZ

Name of person making certification

(PELCO7FEELTR/3:ca)

09658177 090800

REMOTE DIGITAL SLOW SHUTTER VIDEO PROCESSING

The present application claims priority to United States Provisional Patent Application Serial No. 60/153,438 entitled Integrated Video Processing and Image Enhancement System, filed September 10, 1999
5 which is incorporated by reference herein for all purposes.

BACKGROUND OF THE DISCLOSURE

10 1. Field of the Invention

The invention relates to a video system, and more particularly, to a method and apparatus for remote digital slow shutter video processing of video signals
15 in a video system. This method is particularly, though not exclusively, suited for use in video surveillance systems.

20 2. Description of the Prior Art

In video surveillance situations, it is oftentimes desirable to monitor a number of remote locations, such as entrances and exits of a building or stations along a production line, from a centralized
25 monitoring location. For these situations, separate video cameras are stationed at each respective location to produce a view of the monitored location. If the view on each camera changes slowly, it is possible to

A conventional television system transmits a video signal containing a series of vertical synchronization (synch) pulses which occur approximately every $1/60^{\text{th}}$ of a second ($1/50^{\text{th}}$ of a second in Europe). The vertical synch pulses provide timing information for the vertical sweep or deflection signal used to scan a cathode ray tube (CRT) to reconstruct the complete video image. If a vertical synch pulse is missed, the vertical sweep circuit responsive to the vertical synch pulses will come "out-of-lock" with the vertical synch pulses. An amount of time lasting through many vertical synch pulse intervals is often required for the vertical sweep circuit to re-lock onto the incoming vertical synch pulses. In addition, a conventional alternating current (AC) coupled sweep amplifier that drives the CRT is upset by the non-repetitive sweep input and hence rings and bounces for many vertical fields. During this transient, a blank bar is produced across the display of the television receiver or monitor, and the location of the image being displayed on the receiver or monitor bounces and rolls across the screen.

A camera uses an image sensor to acquire an image. The image sensor may be a tube-type sensor or solid-state sensor. The image sensors are typically designed to operate in daylight. In low light conditions, the image sensor may not receive sufficient

light to produce a visually acceptable image in $1/60^{\text{th}}$ of a second. To compensate, the shutter speed may be slowed to increase the exposure time of the image sensor. However, reducing the shutter speed results in the transmission of a new image at intervals exceeding $1/60^{\text{th}}$ of a second and will result in a non-standard video format and synch pulses. In addition, the displayed image may flicker.

It has been demonstrated that a digital refresh memory can be built into a camera to provide the display refresh function to improve the video system's performance under low light conditions. In order to provide a sufficient amount of light to the image sensor, the shutter speed of the camera is reduced. The camera includes an analog-to-digital converter to digitize the signal from the image sensor, which is then stored in the refresh memory. The refresh memory stores picture element (pixel) data representative of the input signal. Typically, the refresh memory is a dual-port random-access memory (RAM) that, for example, is of sufficient size to store the pixels of a complete television (TV) frame, that is, two interleaved fields. The refresh memory is updated at the shutter speed of the camera, while the pixel data is read from the refresh memory every $1/60^{\text{th}}$ of a second. The image data read from the refresh memory is converted to analog form, and transmitted with a vertical synch pulse as an analog video signal. In this way, cameras provide video images of sufficient quality under low light conditions, and continue to

supply standard rate ($1/60^{\text{th}}$ of a second) vertical synch pulses.

5 Providing a refresh memory in every camera of a video system is expensive. With the introduction of advanced digital processing techniques, the video pictures generated by the cameras are processed digitally in order to store or resynchronize the image. Consequently, digital memories having large storage
10 capacity and high input and output data rates are required. However, large memories with fast data rates are generally costly. For example, a typical video surveillance system may have 500 cameras and a much smaller number of displays. Including a refresh memory
15 in each of the 500 cameras incurs a significant cost.

Video surveillance systems, such as closed-circuit television (CCTV) systems generally include components that are designed to provide a
20 specific complete self-contained function, such as cameras and monitors. However, cost and performance improvements can be achieved by placing some camera and monitor functions in a central location.

25 Therefore, there is a need for a method and apparatus to provide an effective slow shutter capability in a video system at a reduced cost. The method and apparatus should also operate with existing video components.

SUMMARY OF THE INVENTION

These shortcomings and limitations are obviated in accordance with the present invention, by providing at least one digital video memory in a remote location from the cameras, and sharing the digital video memory among all or at least a subset of the cameras.

A method and apparatus that implements the method allows the digital video memory to be located remotely from a video source. Specifically, the method provides at least one control signal between a video source and a remote digital video memory such that the digital video memory is updated with valid image information to provide a video signal for display. In an alternate embodiment, the method provides bidirectional control signals between the video source and the remote digital video memory.

In one aspect of the invention, a separate matrix switch is coupled to the remote digital video memory. In another aspect of the invention, the digital video memory is integrated into the matrix switch. In yet another aspect of the invention, a separate multiplexer is coupled to the remote digital video memory. In another aspect of the invention, the digital video memory is integrated into a multiplexer.

In an alternate aspect of the invention, the digital video memory transmits a control signal to inform the camera that the digital video memory is present, and that digital slow shutter video data can

5

10

30

enabled to operate in slow shutter mode, manually, by a switch.

5 In another aspect of the invention, a method provides a unidirectional control signal from a video source and to remote digital video memory such that the digital video memory is updated only with valid image information to provide a video signal for display.

10 Advantageously, the remote digital video memory and signaling of the present invention reduces the amount of memory in a video system. In particular, the remote digital video memory eliminates the need for a refresh memory inside the cameras for show shutter operation, while providing the necessary display
15 refresh information. In this way, the cost of the video system is reduced. Another advantage is that the remote memory can be used for other image enhancement functions as well as RDSS function.

20

BRIEF DESCRIPTION OF THE DRAWINGS

25 The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawings, in which:

30 FIG. 1 is a block diagram of a video surveillance system using the remote digital slow shutter video processing in accordance with the present invention;

FIG. 2 is a block diagram of a video surveillance system using the remote digital slow shutter video processing in accordance with an alternate embodiment of the present invention;

5

FIG. 3 is a block diagram of a conventional video camera suitable for use with the present invention;

10

FIG. 4 is a diagram of a typical television scan pattern;

15

FIG. 5A depicts a simplified timing diagram of a portion of a color video signal of the prior art;

20

FIG. 5B depicts a simplified timing diagram of an enable-slow-shutter signal of the present invention superimposed on the color video signal of Fig. 5A;

25

FIG. 5C depicts a simplified timing diagram of a don't-write-signal of the present invention superimposed on the color video signal of Fig. 5B;

30

FIG. 6 is a general block diagram of the major circuits implementing the bidirectional signaling of Figs. 5B and 5C in a video system;

FIG. 7 is a circuit diagram of a generate-enable signal circuit of Fig. 6 that generates the enable-slow-shutter signal of Fig. 5B;

FIG. 8 is a circuit diagram of a detect-enable signal circuit of the camera of Fig. 6 that detects the enable-slow-shutter signal of Fig. 5B;

5 FIG. 9 is a circuit diagram of a generate-don't-write-signal circuit of the camera of Fig. 6 that generates the don't-write signal of Fig. 5C;

10 FIG. 10 is a circuit diagram of a detect-don't-write-signal circuit of the digital video memory of Fig. 6 that detects the don't-write signal of Fig. 5C; and

15 FIG. 11 is a block diagram of a frame-grabber memory of Fig. 10 in accordance with an embodiment of the present invention.

20 To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to some of the figures.

DETAILED DESCRIPTION

25 After considering the following description, those skilled in the art will clearly realize that the teachings of the present invention can be utilized in substantially any video system having multiple video
30 sources. The invention can be readily incorporated into a video matrix switch or a multiplexer, or integrated as a stand-alone component into a video

system. Nevertheless, to simplify the following discussion and facilitate reader understanding, the present invention will be described in the context of use with a video matrix switch.

5

Generally, the invention is a digital video memory that is located remotely from one or more cameras that is used when a camera is operated in a slow shutter mode. Bidirectional signals between the digital video memory and the cameras inform the cameras of the presence of the digital video memory, and whether the contents of the digital video memory should be updated. In an alternate embodiment, a unidirectional signal informs the digital video memory whether to update its contents. The digital video memory can be used with both a conventional camera and a camera embodying the signaling of the present invention. The remote digital video memory eliminates the need for a refresh memory inside a camera. Therefore, the cost of the cameras and the video system is reduced.

Fig. 1 depicts a high-level block diagram of a video system 20 embodying the digital video memories, 30-1, 30-2 and 30-3, and signaling of the present invention in a matrix switch 40. Multiple cameras, 42-1, 42-2 and 42-3, supply video signals on leads, 44-1, 44-2 and 44-3, respectively, to an N x M switch 50. The leads 44 are typically coaxial cable, such as RG59. One or more switch control keyboards 52 are connected to the N x M switch 50 and digital video memories 30 via lead 54 to allow a user to select and

control the cameras 42, N x M switch 50, digital video memories 30, display monitors 56 and video recorder 58. The video recorder 58 records selected signals from the N x M switch 50.

5

Camera 1 (42-1) is a conventional video source, different from the video source of the present invention. Camera 1 could be a digital-slow-shutter camera with built-in memory, as will be described below with respect to Fig. 3. Camera 1 could also be a conventional camera or other video source that does not implement digital-slow-shutter video processing. Cameras 2 and 3, 42-2 and 42-3, respectively, are video sources that implement the remote digital slow shutter (RDSS) image processing of the present invention.

10

15

The N x M switch receives the video signals from the cameras on the N inputs from leads 44. The N x M switch 50 switches selected video signals to the output leads 60. Because the N x M switch 50 outputs images from selected cameras 42 to a respective digital video memory 30 to be displayed on a display monitor 56, the number of inputs (N) to the N x M switch 50 is typically greater than the number of outputs (M). The N x M switch also sends control signals on leads 58 to the digital video memory 30.

20

25

The digital video memory 30 of the present invention receives a selected video camera signal from the N x M switch 50 via a respective switch output lead 60, stores a digital representation of the video camera signal, and supplies a video output signal to

30

000000 " 2785950

its respective display monitor 56 or recorder 58 on leads 62. The digital video memory 30 provides the video output signal in a specified format on leads 62. The digital video memory 30 can accept many video
5 formats including NTSC, PAL and Super VHS. In response to a user selection from the switch control keyboard, the digital video memory 30 can also output many video formats including: NTSC, PAL, Super-VHS, progressive scan RGB, field averaged, vibration stabilized video in
10 any of the aforementioned formats, direct pass-through NTSC or PAL video, and motion highlight. The input and output formats of the digital video memory 30 can be selected to optimize picture quality. Because the output format does not need to be the same as the input
15 format, the high resolution progressive scan format can be used. The user specifies the input and output video formats using the switch control keyboard 52.

The digital video memory 30 can be
20 implemented with a dual-ported memory so that the image data representing the camera video signal, in frames or fields, may be received at a first speed, and output at a second speed. When a camera 42 is not operating in slow shutter mode, the first speed is typically equal
25 to the second speed. When a camera 42-2, 42-3 of the present invention is operating in slow shutter mode, although the frames or fields may be received at the first speed, the don't-write signal prevents frames having invalid video information from being stored in
30 the digital video memory 30.

The digital video memory 30 is also compatible with conventional cameras 42-1 that use a refresh memory to provide slow shutter operation because the conventional camera does not generate the don't-write signal. Therefore, the frames or fields from the conventional camera 42-1 are always stored in the digital video memory 30 prior to being displayed. In this way, the digital video memory 30 and signaling of the present invention are compatible with both conventional cameras 42-1 and the cameras 42-2, 42-3 embodying the present invention.

In one embodiment, the signaling of the present invention is superimposed in the video signal during the vertical blanking interval. In particular, the bidirectional signaling is provided as a COAXITRON-like signal on lead 44-2 (COAXITRON is a Registered Trademark of Pelco Sales, Inc.). Therefore, no additional leads are required for the signaling.

In an alternate embodiment, separate leads 44-3, 62 transmit the video and bidirectional signals of the present invention, respectively. The coaxial cable, lead 44-3, transmits the video signal from the camera 42, and another signaling transmission medium, lead 62, transmits the associated bidirectional control signals. In one embodiment, the bidirectional control signals are transmitted concurrently with the vertical blanking interval for a field or frame. The signaling transmission medium includes any one of twisted pair, fiberoptic cable or radio signals. The

signals on twisted pair can use an RS-232 (EIA 232D) interface.

Fig. 2 is a block diagram of a video surveillance system 70 using remote digital slow shutter video processing in accordance with an alternate embodiment of the present invention. Fig. 2 is the same as Fig. 1 except that one or more digital video memories are incorporated into a remote memory unit 80, separate from a matrix switch 90. For simplicity, control signal 54 from the switch control keyboard 52 to each digital video memory 30 are not shown. Using this configuration, the digital video memory 30 can be integrated into existing systems.

Referring back to Fig. 1, in another alternate embodiment, the digital video memory 30 and bidirectional signaling are incorporated into a multiplexer that selectively switches video signals from multiple cameras to the video recorder 58. The multiplexer includes a selector that supplies a selected video signal to the digital video memory 30-3. For example, in this embodiment, the selector replaces the N x M switch 50 of Fig. 1. The digital video memory 30-3 supplies the video signal to the video recorder 58. In another alternate embodiment, similar to Fig. 2, the digital video memory 30-3 is a separate component that is connected to the output of a conventional multiplexer and to the input of the video recorder 58. Referring to Fig. 2, in this embodiment, the multiplexer replaces the matrix switch 90 of Fig. 2.

Referring to Fig. 3, before describing the signaling and circuitry of the presenting invention, a conventional video camera 42-1 will be described.

Fig. 3 is a general block diagram of a conventional video camera 42-1 suitable for use with the digital video memory of the present invention. An image sensor 92 receives an image and outputs analog pixel information representing the image on lead 94. An analog-to-digital (A/D) converter 96 converts the analog pixel information to digital image data that is supplied on lead 98 to a refresh memory 100. The refresh memory 100 stores digital image data representing one video field or frame, and provides image data of sufficient visual quality during slow shutter mode. Typically the refresh memory is a dual-port random access memory (RAM). A slow shutter circuit 102 monitors the signal from the image sensor 92 and generates write addresses on lead 104 at which to store the incoming image data, and read addresses on lead 106 from which to read the pixel data for output. Because the image data in the refresh memory 100 is not updated as frequently as $1/60^{\text{th}}$ of a second in slow shutter mode, the existing image data in the refresh memory 100 is output on lead 108 every $1/60^{\text{th}}$ of a second. A digital-to-analog converter 110 receives the digital image data on lead 108, and converts the digital image data to an analog video signal on lead 113. A synchronization circuit 114 provides different sets of synchronization information on leads 115, 116 and 117 to the image sensor 92, the slow shutter circuit 102, and the refresh memory 100, respectively. The synchronization information on

lead 117 includes an identification of the current horizontal line being scanned. The synchronization circuit 114 supplies vertical and horizontal synch pulses on lead 118 to a summer 119. The summer 119 combines the vertical and horizontal synch pulses on lead 118 to the analog video signal on lead 113 to generate the composite video signal on lead 112. In one embodiment, lead 112 is a coaxial cable.

Fig. 4 illustrates the scan lines of the camera for a frame or field 120, depending on the video format. Solid lines 122 are the horizontal scan lines for rows of pixels, when the picture information is being acquired. Dashed lines 124 are the return lines when the camera is returning to the start of another horizontal scan line, and no video image is acquired or displayed during this time. Dashed line 126 represents the vertical blanking interval when the scanning resumes at the start of the next frame or field. The vertical blanking interval is approximately 1.3 milliseconds. No image is acquired or displayed during the vertical blanking interval.

Referring now to Figs. 5A, 5B and 5C, the bidirectional signaling of the present invention will now be described. The bidirectional signals include a first signal from the remote digital video memory to the camera, and a second signal from the camera to the remote digital video memory. The first signal, the enable-slow-shutter signal, informs the camera of the presence of the remote digital video memory. The second signal, the don't-write signal, informs the

remote digital video memory that a selected camera is operating in slow shutter mode and that a video field or frame associated with the don't-write signal should not be stored in the remote digital video memory. In this way, the camera transmits all necessary synch signals every $1/60^{\text{th}}$ of a second to maintain synchronization, without storing invalid image data. In addition, using the don't-write signal, slow shutter operation is efficiently and effectively provided via the remote digital video memory because inappropriate image data is not stored and the displayed image has sufficient visual quality.

Fig. 5A illustrates a conventional analog composite color video signal for a single field that is output by the conventional camera of Fig. 3. For simplicity, the term, field, will be used to refer to both a frame and a field. The video signal repeats for each field. The field has a vertical blanking interval that corresponds to the vertical blanking interval of Fig. 4. The vertical blanking interval of Fig. 5A is expanded for illustrative purposes. The y-axis depicts the voltage of the color video waveform. During the vertical blanking interval, the camera outputs a black level voltage (approximately 0 volts). A white level voltage that is one volt above the black level voltage is also shown on the y-axis. In the vertical blanking interval, a vertical synch pulse defines the start of a new field. The vertical synch pulse is a negative pulse with respect to the black level voltage, and has a predetermined vertical synch pulse width of approximately 190 microseconds. The black level

portion of the signal prior to the vertical synch pulse is referred to as the front porch, and the black level portion of the signal following the vertical synch pulse is referred to as the back porch. The duration of the vertical blanking interval corresponds to about twenty-two horizontal scan lines.

The field also has a picture or image information portion that corresponds to the pixels of the horizontal scan lines. Horizontal synch pulses, that correspond to the horizontal return lines of Fig. 4, indicate the start of a horizontal scan line, and are provided during the vertical blanking interval to maintain synchronization.

For color images, a color burst signal in the horizontal blanking interval provides a reference for determining the color of each pixel in the field. For simplicity, the color burst field is not shown.

Fig. 5B depicts a simplified timing diagram of the enable-slow-shutter signal superimposed on the video signal of Fig. 5A and produced by the digital video memory of Figs. 1 and 2. In one embodiment, a lock pulse is a large amplitude positive pulse in the front porch of the vertical blanking interval. The matrix switch provides the lock pulse to synchronize video system components by synchronizing the timing of the vertical synch pulses. The lock pulse has an amplitude of approximately two volts and pulse width of approximately five microseconds. As shown in Fig. 5B, the enable-slow-shutter signal extends the duration of

the lock pulse, and has a predetermined enable-slow-shutter pulse width that is greater than the lock pulse width. In one embodiment, the enable-slow-shutter pulse width ranges from about ten to about fifteen microseconds, and the standardized lock pulse width ranges from about two to five microseconds. The amplitude of the lock pulse and the enable-slow-shutter signal is greater than the white level voltage (approximately 1 volt) from the camera so as to distinguish the non-camera source of the lock pulse and enable-slow-shutter signal.

Fig. 5C depicts a simplified timing diagram of the don't-write signal superimposed on the video signal of Fig. 5B and produced by the camera of the present invention of Figs. 1 and 2. In one embodiment, the don't-write signal is a large amplitude positive pulse in the back porch of the vertical blanking interval. The amplitude of the don't-write signal is approximately 0.75 volt above to the black level voltage (approximately 0 volts), has a don't-write pulse width of approximately 50 microseconds.

In an alternate embodiment, different amplitudes, locations and shapes of the don't-write signal are possible. In an alternate embodiment, the amplitude of the don't-write signal is approximately equal to 1 volt above the black level voltage. In another alternate embodiment, the don't-write signal is implemented by applying a positive pulse in the back porch of the vertical interval that has a pulse width exceeding a predetermined threshold. In yet another

5

10

15

25

30

memory 30-2 of Fig. 1. In the matrix switch 40, an
N x M switch 50 is coupled to the digital video
memory 30-2, described above with respect to Fig. 1.
For simplicity, a single digital video memory 30-2 is
5 shown. The digital video memory 30-2 includes a frame
grabber memory 130 which stores digitized image
information for a frame of the video signal. A
generate-enable circuit 132 generates the
enable-slow-shutter signal for transmission to the
10 camera 42-2, as shown in Fig. 5B. The generate-enable
circuit 132 also provides a logic signal on lead 133
that indicates that the enable-slow-shutter signal is
being generated to the detect-don't-write signal
circuit 134. In response to the don't-write pulse of
15 Fig. 5C, a detect-don't-write signal circuit 134
outputs a don't-write logic signal on lead 136, which
is used to prevent the frame grabber memory 130 from
storing the subsequent pixel information for the frame
in the frame grabber memory 130.

20 The camera 42-2 includes the image
sensor 138, described above, which supplies a video
signal on lead 140. A detect-enable-signal circuit 142
detects the enable-slow-shutter signal and outputs an
25 enable logic signal on lead 144. In response to the
enable logic signal, a generate-don't-write-signal
circuit 146 generates the don't-write signal of Fig. 5C
when the image sensor 138 has not completed acquiring a
frame during slow shutter mode. Synchronization
30 signals on lead 147 from a slow-shutter circuit 148
synchronize the operation of the generate-don't-write
circuit with the timing of the video signal output by

5

Fig. 7 is a circuit diagram of an embodiment of the generate-enable circuit 132 of Fig. 6 that generates the enable-slow-shutter signal of Fig. 5B by extending the duration of the lock pulse. The lock pulse is synchronized to the zero-crossings of the 60 Hz frequency of the power line. A comparator 162 receives the 60 Hz power supply voltage on lead 164 and a ground on lead 166 and outputs a zero-crossing signal on lead 168 when the 60 Hz power line signal is equal to zero. A one-shot 170 receives the zero-crossing signal on lead 168 and outputs a negative pulse having a specified pulse width. A pulse-width-enable (PWE) input to the one-shot specifies the width of the pulse output by the one-shot 170. When the pulse-width-enable input receives a signal having a first state, the width of the output pulse on lead 172 is approximately five microseconds. When the pulse-width-enable input receives a signal having a second state, the width of the output pulse on lead 172 is approximately fifteen microseconds. The output pulse on lead 172 is supplied to an enable signal drive circuit 174. In the enable signal drive circuit 174, the values of resistors 175, 176 and 178 are selected such that transistor 180 is normally active when the one-shot 170 outputs a zero volt signal, and applies a voltage of approximately two volts to the composite video signal on lead 182. When the output of the

one-shot 170 transitions high, transistor 180 becomes inactive and the two volts is no longer applied to lead 182, causing the voltage of the composite video signal on lead 182 to drop by approximately two volts, until the output of the one-shot 170 transitions low. Another resistor 184 is coupled between lead 182 and ground to control the impedance of lead 182. In this way, a stream of lock pulses having an extended pulse width is generated.

In an alternate embodiment, the invention is applied to a lock signal that is synchronized to a 50 Hz power line.

Fig. 8 is a block diagram of the detect-enable-signal circuit 142 of Fig. 6 that detects the enable-slow-shutter signal of Fig. 5B. In one embodiment, the external lock signal is supplied to the camera to synchronize the phase of the vertical synch pulses in the cameras and other components of the video system. The external lock signal is generated by superimposing a large pulse, greater than the white level voltage, on the video signal in the vertical blanking interval. The pulse width of the external lock signal is extended to prove the enable-slow-shutter signal. Another function of the circuitry of Fig. 8 is to provide a continuous pulse train of lock pulses so that all cameras and components of the video system are locked to the same vertical synch signal to reduce synchronization problems. A comparator 190 receives the video signal on lead 192 and a +1.5 volt signal on lead 194. The comparator 190

In addition to the traditional synch pulse detector 200, a >10 microsecond (us) synch pulse detector circuit 220 determines whether the width of a lock pulse is greater than a predetermined threshold, approximately ten microseconds in one embodiment. The >10us synch pulse detector circuit 220 outputs an enable-detected signal on lead 222. The enable-detected signal is equal to a logical one when a lock pulse having a pulse width greater than 10 microseconds, that is, the enable-slow-shutter signal, is detected, and is equal to zero otherwise. A latch 224 is initially set to a first state at power on that indicates that the enable slow shutter signal has not been detected. In one embodiment, in the first state, the latch 224 outputs a logical zero as a

disable-slow-shutter mode signal on lead 225. The
latch is set to a second state when the >10us synch
pulse detector circuit outputs the enable-detected
signal. In one embodiment, the enable-slow-shutter
5 signal is provided directly by the latch on lead 225.
In another embodiment, in the second state, the
latch 224 outputs a logical one as the
enable-slow-shutter mode signal on lead 225. In an
alternate embodiment, the latch 224 is reset to the
10 first state at each vertical synch pulse, and is set to
the second state by the enable-detected signal.

In another embodiment, shown in Fig. 8, a
switch 226 is manually operated to enable the remote
15 digital slow shutter processing of the present
invention. In one embodiment, the switch 226 is
attached to the camera. When remote digital slow
shutter processing is not enabled, the switch 226 is
open and pull-up resistor 227 applies a logical one to
20 inverter 228. Inverter 228 supplies a logical zero to
OR gate 229, and the enable-slow-shutter signal is
determined by the state of the latch 224. When remote
digital slow shutter processing is enabled, the
switch 226 is closed and a logical zero (ground) is
25 applied to the input of inverter 228. Inverter 228
supplies a logical one to OR gate 229 which forces the
enable-slow-shutter signal to a logical one, thereby
enabling remote digital slow shutter image processing
for the camera.

30
Fig. 9 is a circuit diagram of the
generate-don't-write-signal circuit 146 of Fig. 6 that

3.

video signal as long as the signal from the one-shot 243 is high. In this way, the generate-don't-write circuit 146 generates the don't-write signal.

5

Fig. 10 is a circuit diagram of the detect-don't-write-signal circuit 134 of Fig. 6 that detects the don't-write signal of Fig. 5C. The composite video signal is received on lead 270. A synch pulse detector 272 detects vertical synch pulses and outputs the vertical synch pulses on lead 274 to an input counter 276. The synch pulse detector 272 also supplies horizontal synch pulses on lead 278 to the input line counter 276 to count the number of horizontal lines. The input address counter 276 outputs a signal representing a count of the number of horizontal lines on lead 279 to a 15th-line detector 280. When the count is equal to fifteen, the 15th-line detector 280 applies a digital one to an input of an AND gate 262 on lead 284.

10

15

20

A comparator 286 compares the video signal on lead 288 to a reference voltage (VREF) on lead 290. In one embodiment, the reference voltage is equal to +0.6 volt. When the video signal is greater than or equal to the reference voltage, a don't write pulse may have been received, and the comparator 286 outputs a digital one on lead 292; otherwise, the comparator 286 outputs a digital zero. When a digital one is applied to both leads 284 and 292, a don't-write pulse has been detected in the vertical blanking interval, and the AND gate 282 outputs a digital one on lead 294. The

25

30

inverter 296 receives the digital one on lead 294 and outputs a digital zero on lead 298 to the write control signal of a frame grabber memory 300. The digital zero on lead 298 of the write control signal disables the frame grabber memory 300 from being updated; otherwise, the frame grabber memory 300 can be updated with new video information.

Fig. 11 is a block diagram of the frame-grabber memory 300 of Fig. 10 in further detail. Components already described above with respect to Fig. 10 will not be described again. To store a digital representation of the video signal in the memory, the input address counter 276a supplies write addresses on leads 322 to the memory 320 based on the vertical and horizontal synch pulses. In one implementation, the memory 320 is a dual-ported RAM. An output address counter 324 supplies read addresses on leads 326 to the memory 320 to output the image data to a display monitor.

In the frame grabber memory 300, a demodulator 330 demodulates the composite video signal on lead 332 to supply a luminance and two chrominance signals to an analog-to-digital converter 334 on leads 336. The analog-to-digital converter 334 outputs a digital representation of the luminance and chrominance signals on lead 338 to be stored the memory 320 at the generated write addresses. The output address counter 324 generates addresses from which pixel information will be read based on the horizontal and vertical synch pulses from the synch

circuits 347. The memory 320 supplies the digital
luminance and two chrominance values for the pixels, on
lead 340 to a set of digital-to-analog
converters 342-1, 342-2 and 342-3, that outputs analog
5 pixel signals on leads 344-1, 344-2 and 344-3,
respectively, that represent the luminance and two
chrominance values. An encoder 346 encodes the analog
pixel information on leads 344-1, 344-2 and 344-3, into
a specified format. Synch circuits 347 provide
10 horizontal and vertical pixel timing information to the
output address counter 324. The synch circuit 347 also
provides vertical and horizontal synch pulses to the
summer 348. The summer 348 combines the encoded analog
pixel information from the encoder with the vertical
15 and horizontal synch pulses from the synch circuits 347
to provide a video signal having a specified format for
output to a display monitor.

A write control circuit 349, in response to
20 an enable write control signal, supplies write control
signals to the components of Fig. 11, including the
memory and input address counter.

To apply digital signal processing techniques
25 to the digital image data in the memory 320, a digital
signal processor (DSP) 350 accesses the image data in
the memory 300, updates that image data, and stores the
updated image data back in the memory 320. In one
embodiment, in response to a user command from the
30 switch control keyboard, the DSP 350 averages a
predetermined number of frames to improve the signal to
noise ratio of the video signal from a camera. For

example, the most recent three frames may be
continuously averaged, and that average is output. In
an alternate embodiment, the DSP 350 is an adder. In
another embodiment, the DSP 350 processes the image
5 data in the memory 300 to reduce the amount of flicker
in the displayed image.

In yet another embodiment, the capacity of
the digital video memory is increased to provide an
10 image history track to show the path of recent motion
in the picture. Alternately, the digital video memory
displays the differences in the picture to show what
has moved or what is moving. To do so, the edges of
moving objects in the selected video source would be
15 highlighted.

Although the invention was described with
respect to bidirectional signaling, in an alternate
embodiment, unidirectional signaling is used. In this
20 embodiment, the camera is manually enabled to perform
remote digital slow shutter signaling when the remote
memory is present, and only the don't-write signal is
used, and the digital video memory does not provide the
enable-slow-shutter signal. When a camera of the
25 present invention is operating in slow shutter mode,
the camera sends the don't-write signal to the digital
video memory that responds as described above.

In another alternate embodiment, a camera is
30 connected to the remote digital slow shutter memory of
the present invention without an intervening switch or
multiplexor.

5

1 1. Circuitry to provide remote slow shutter
2 processing of a video signal from a video source,
3 comprising:
4 a memory, remote from the video source, to store a
5 digital representation of a selected video signal; and
6 signaling means to provide a write control signal
7 that controls whether a portion of the selected video
8 signal is stored in the memory.

1 2. The circuitry as recited in claim 1 further
2 comprising:
3 a selector to select one of a plurality of video
4 sources as the selected video source.

1 3. The circuitry as recited in claim 1 wherein the
2 write control signal is a don't-write signal.

1 4. The circuitry as recited in claim 1 wherein the
2 signaling means synchronizes the capture and refresh
3 display of images from the selected video source when
4 operating in a slow shutter mode.

1 5. The circuitry as recited in claim 1 wherein the
2 signaling means provides bidirectional control signals,
3 including the write control signal, between the
4 selected video source and the memory.

1 6. The circuitry as recited in claim 5 wherein the
2 bidirectional control signals further include an
3 enable-slow-shutter signal to enable operation of a

1 7. The circuitry as recited in claim 1 wherein the
2 selected video source supplies a video signal, and the
3 write control signal is separate from the video signal.

1 9. The circuitry as recited in claim 5 wherein at
2 least one of the bidirectional control signals is an
3 adjusted voltage level of the video signal.

1 11. The circuitry as recited in claim 5 wherein at
2 least one of the bidirectional control signals is a
3 pulse applied to a portion of a vertical blanking
4 interval of the video signal.

1 17. The circuitry as recited in claim 1 wherein the
2 memory stores a predetermined number of fields to
3 provide an image history track.

1 22. The camera as recited in claim 21 wherein write
2 control signal is a don't-write signal.

1 30. The camera as recited in claim 22 further
2 comprising video circuitry to generate a video signal
3 from the image information, wherein the detect-enable
4 signal circuit receives the enable-slow-shutter signal
5 on separate leads from the video signal.

1 32. A digital video memory comprising:
2 a memory to store digital image data representing
3 a selected video signal from a plurality of video
4 signals;
5 write control circuitry to detect a write control
6 signal when digital slow speed shutter operation is
7 enabled, wherein the memory is updated based on the
8 write control signal.

1 33. The digital video memory of claim 32 wherein the
2 write control signal is a don't-write signal, and the
3 digital image data stored in the memory is maintained
4 when the write control signal is detected.

1 34. The digital video memory of claim 32 further
2 comprising:
3 enable circuitry to provide an enable-slow-shutter
4 signal to enable digital slow speed shutter operation.

1 35. The digital video memory of claim 34 wherein the
2 enable-slow-shutter signal is superimposed on the
3 selected video signal.

1 36. The digital video memory of claim 34 wherein the
2 enable-slow-shutter signal is a pulse of at least a
3 predetermined duration in a vertical blanking interval
4 of the video signal.

1 37. The digital video memory of claim 32 wherein the
2 write control signal is superimposed on the selected
3 video signal.

1 38. The digital video memory of claim 37 wherein the
2 write control signal is a pulse having at least a
3 predetermined threshold voltage in a vertical blanking
4 interval of the video signal.

1 39. The digital video memory of claim 32 wherein the
2 write control signal is provided separate from the
3 selected video signal.

1 40. The digital video memory of claim 32 further
2 comprising:
3 an encoder to provide an encoded video output
4 signal from the digital image data in said memory,
5 wherein a format of the selected video signal is

008060" 4T3330

6 different from a format of the encoded video output
7 signal.

1 41. The digital video memory of claim 40 wherein the
2 format of the encoded video output signal is
3 progressive scan RGB format.

1 42. A video selector comprising:
2 a selector to provide a selected video signal from
3 a plurality of video signals; and
4 a digital video memory having:
5 a memory to store digital image data
6 representing the selected video signal; and
7 write control circuitry to detect a write
8 control signal when digital slow speed shutter
9 operation is enabled, wherein the memory updates
10 the digital image data stored in the memory based
11 on the write control signal.

1 43. The video selector of claim 42 wherein the digital
2 video memory further comprises:
3 enable circuitry to provide an enable-slow-shutter
4 signal to enable digital slow speed shutter operation.

1 44. The video selector of claim 42 wherein the write
2 control signal is a don't-write signal, and the memory
3 maintains the digital image data stored in the memory
4 when the don't-write signal is asserted.

1 45. The video selector of claim 42 the write control
2 signal is superimposed on the selected video signal.

003050-278990

5 control signal is provided in response to the
6 enable-slow-shutter signal.

1 53. The method as recited in claim 51 wherein the
2 write control signal is a don't-write signal.

1 54. The method as recited in claim 51 wherein the
2 remote memory is located at a different location from
3 the at least one video source.

1 55. The method as recited in claim 51 wherein the
2 write control signal is superimposed on a video signal.

1 56. The method as recited in claim 36 wherein the
2 write control signal is provided separate from a video
3 signal.

Abstract of the Disclosure

5




FIG. 1





FIG. 2

09658177, 090800

42-1



CAMERA
FIG. 3

PRIOR ART




FIG. 4




FIG. 5A





FIG. 5B



VIDEO SIGNAL WITH DON'T-WRITE PULSE
FIG. 5C





FIG. 6

132



8/12

FIG. 7





FIG. 8


146 →



GENERATE DON'T WRITE SIGNAL CIRCUIT

FIG. 9

09658177 090800



DIGITAL VIDEO MEMORY WITH THE DETECT-DON'T-WRITE SIGNAL CIRCUIT

FIG. 10

09658177.090800




FIG. 11

096917.09800

**DECLARATION AND
POWER OF ATTORNEY**
(Utility Patent Application)

As a below named inventor, I hereby declare:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below), of the subject matter which is claimed and for which a patent is sought on the invention entitled:

REMOTE DIGITAL SLOW SHUTTER VIDEO PROCESSING

the specification of which:

 X is attached hereto
— was filed on _____ as Application Serial
 No. _____ with amendment(s) filed _____
— was filed as PCT international application:
 serial number _____ on _____
 and was amended under PCT Article 19 on _____

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations section 1.56.

I hereby claim foreign priority benefits under Section 119 of Title 35, United States Code for the above-identified US patent application based on the patent or inventor's certificate identified below and having a filing date before that of the US patent application for which priority is claimed:

| <u>Application No</u> | <u>Country</u> | <u>Filing Date</u> | <u>Priority Claimed</u> <u>under 35 USC 119</u> |
|-----------------------|----------------|--------------------|--|
|-----------------------|----------------|--------------------|--|

NONE

I hereby claim the benefit under Section 120 and/or Section 119(e) of Title 35 of the United States Code of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by Section 112 of Title 35 of the United States Code, I acknowledge the duty to disclose material information, as defined in Section 1.56 of Title 37 of the Code of Federal Regulations, which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

| <u>Application Serial No.</u> | <u>Filing Date</u> | <u>Status</u> | | |
|-------------------------------|--------------------|-----------------|----------------|------------------|
| | | <u>Patented</u> | <u>Pending</u> | <u>Abandoned</u> |
| 60/153,438 | Sept. 10, 1999 | | X | |

Power of attorney:

As a named inventor, I hereby appoint:

Peter L. Michaelson (Reg. No. 30,090)
Robert M. Wallace (Reg. No. 29,119)
Jeremiah G. Murray (Reg. No. 20,533)
John T. Peoples (Reg. No. 28,250)
Ronald L. Drumheller (Reg. No. 25,674)
Edward M. Fink (Reg. No. 19,640)
Christopher Balzan (Reg. No. 40,901)
Eric Aagaard (Reg. No. 40,478)
Janet Skafar (Reg. No. 41,315)

as my attorneys to prosecute this application and to transact all business in the United States Patent and Trademark Office in connection therewith.

Direct all correspondence to Customer Number 007265 at the following address:

MICHAELSON & WALLACE
Parkway 109 Office Center
328 Newman Springs Road
P.O. Box 8489
Red Bank, New Jersey 07701.

Direct all telephone calls to: (732) 530-6671.

09/08/00 14:16 FAX 732 530 6584

MICHAELSON & WALLACE

0003

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

First inventor:

Full name: WAEHNER Glenn C.
last first middle

Residence address: 2613 West Lake Van Ness Circle
street
Fresno, California, 93711 U.S.A.
city, state, zip code country

Post Office address: SAME AS ABOVE
post office & box number
city, state, zip code country

Citizenship: U.S.A.
country

Signature: Glenn C Waehner

Date: Sept. 8, 2000